A core that actually optimized for IPC would run at very low clock rates to make sure you can do a round trip to RAM in a single clock cycle.